RFQ/BOM 0 Registrazione / Registrati

Seleziona la tua posizione

immagine dell'utente

Ask for advice on the voltage at both ends of the PMOS switch circuit.

Hardware design
ottobre 23, 2020 by Fisher 463

As shown in the figure, it is found in the actual test that when the G poles of the two tubes are low, the D pole outputs 3.3V voltage normally. When the G poles of the two tubes are at high level, the D pole of Q1 will have a voltage output of 1V, and the D pole of Q2 will have a 0.4V output. I beg you to analyze

Tutti i commenti

user image

Fredrick postato su October 23, 2020

If the voltage of GS pole is not discharged, a resistor should be added.

0
user image

Linnea postato su October 23, 2020

What is the MCU control signal voltage? Is it 5V or 3.3V? Look at the MOS specification. It says that the minimum VGS(th) is -0.5. Is there a problem with the difference between the control voltage and the source voltage, causing micro-conduction? You change the MCU control voltage and try it. Where is the problem?

0
user image

Freyja postato su October 23, 2020

It may be the leakage current of the MOS tube.

0

Scrivi una risposta

È necessario effettuare il login per rispondere. Registrazione | Registrati