RFQ/BOM 0 Registrazione / Registrati

Seleziona la tua posizione

immagine dell'utente

The noise problem of MAX660ESA chip.

Hardware design
luglio 02, 2020 by Pamela 510

In the actual application circuit, this chip will produce obvious noise. The capacitance can be reduced by adjusting the capacitance between CAP+ and CAP-, but the voltage will also change with the capacitance. Q: Is there any suitable way to eliminate the noise.

Tutti i commenti

user image

Marquis postato su July 2, 2020

You can try a resistor in parallel.

0
user image

Ciaran postato su July 2, 2020

Sensitive to power supply ripple, no solution for common solutions, increase the power supply voltage to 5.5V, and then add low dropout LDO to output 5V.

0
user image

Gillian postato su July 2, 2020

Try to improve the resistance of 2 feet and 4 feet with the ground.

0

Scrivi una risposta

È necessario effettuare il login per rispondere. Registrazione | Registrati